Skip to content

V
V8
Switch branch/tag
  1. 14 Sep, 2016 1 commit
  3. 13 Sep, 2016 1 commit
  5. 27 Jun, 2016 1 commit
  7. 24 May, 2016 1 commit
  9. 12 Apr, 2016 1 commit
  11. 06 Jan, 2016 1 commit
    • ivica.bogosavljevic's avatar
      MIPS64: r6 compact branch optimization. · 2c63060f
      ivica.bogosavljevic authored 
      Several ports to enable r6 compact branch optimizations on MIPS64

Port 3573d3cb

Original commit message:
MIPS: r6 compact branch optimization.

Port bddf8c9e

Original commit message:
MIPS: Fix trampoline pool handling in MacroAssembler::BranchShort()

Port 6993cd0d

Original commit message:
MIPS: Fix 'MIPS:r6 compact branch optimization.'

Jic and jialc compact branch ops are fixed as they does
not have 'forbidden slot' restriction. Also COP1 branches
(CTI instructions) added to IsForbiddenAfterBranchInstr().

Port bb332195

Original commit message:
MIPS: Fix trampoline pool handling in MacroAssembler::BranchShort()

Port c91bcf71

Original commit message:
MIPS: Fix trampoline pool handling in MacroAssembler::BranchShort()
for r6.

BUG=

Review URL: https://codereview.chromium.org/1534183002

Cr-Commit-Position: refs/heads/master@{#33136}
      2c63060f
  13. 09 Dec, 2015 1 commit
  15. 30 Nov, 2015 1 commit
  17. 27 Nov, 2015 1 commit
  19. 16 Nov, 2015 1 commit
  21. 31 Jul, 2015 1 commit
  23. 16 Jul, 2015 1 commit
    • Ilija.Pavlovic's avatar
      MIPS: · 2bc5a212
      Ilija.Pavlovic authored 
      Improved checking target ranges for J and JAL instructions.
Adapted disassembler test for J and JAL instructions.

TEST=cctest/test-disasm-mips[64]
BUG=

Review URL: https://codereview.chromium.org/1237083003

Cr-Commit-Position: refs/heads/master@{#29693}
      2bc5a212
  25. 15 Jul, 2015 1 commit
  27. 13 Jul, 2015 2 commits
  29. 03 Jul, 2015 1 commit
  31. 19 Jun, 2015 1 commit
  33. 22 May, 2015 1 commit
  35. 19 May, 2015 1 commit
  37. 14 May, 2015 2 commits
  39. 30 Apr, 2015 2 commits
  41. 06 Apr, 2015 1 commit
    • dusan.milosavljevic's avatar
      MIPS: Major fixes and clean-up in asm. for instruction encoding. · 4b5af7b3
      dusan.milosavljevic authored 
      - Fixed single float register type instruction en[de]coding in assembler and disassembler.
- Added max and min instructions for r6 and corresponding tests.
- Fixed selection instruction for boundary cases in simulator.
- Update assembler tests to be more thorough wrt boundary cases.

TEST=cctest/test-assembler-mips64/MIPS17, MIPS18
     cctest/test-disasm-mips64/Type1
     cctest/test-assembler-mips/MIPS16, MIPS17
     cctest/test-disasm-mips/Type1
BUG=

Review URL: https://codereview.chromium.org/1057323002

Cr-Commit-Position: refs/heads/master@{#27601}
      4b5af7b3
  43. 30 Mar, 2015 1 commit
  45. 27 Mar, 2015 1 commit
  47. 29 Jul, 2014 1 commit
  49. 09 Jul, 2014 1 commit
  51. 03 Jun, 2014 1 commit
  53. 19 Sep, 2013 1 commit
  55. 10 Apr, 2013 1 commit
  57. 15 Mar, 2013 1 commit
  59. 13 Mar, 2012 1 commit
  61. 13 Jan, 2012 1 commit
  63. 05 Sep, 2011 1 commit
  65. 11 May, 2011 1 commit