Skip to content

V
V8
Switch branch/tag
  1. 21 Aug, 2014 1 commit
  3. 04 Aug, 2014 1 commit
  5. 03 Jul, 2014 1 commit
    • rmcilroy@chromium.org's avatar
      [Arm]: Enable use of extended out-of-line constant pool for Arm. · 40af47d4
      rmcilroy@chromium.org authored 
       - Adds support to the Arm assembler to use extended constant pools.
 - Update (set_)target_address_at to support extended constant pool load
   updates.
 - Replace Operand::is_single_instruction with Operand::instructions_required
   Due to the fact that different constant pool load types require different
   numbers of instructions.
 - Various cleanups of ConstantPoolBuilder to cleaner integration of the
   extended constant pool building.
 - Update GetRelocatedValue such that offsets to both map_check and bool_load
   are explicitly provided, rather than location of bool_load being inferred
   based on map_check, since the code inbetween is no longer of a predictable
   size.
 - Update MacroAssembler::GetRelocatedValueLocation() to add support for
   getting a value from an extended constant pool entry.
 - Update Debug::SetAfterBreakTarget() to use target_address_from_return_address
   when checking for debug breaks at constant pool load points.
 - Change ConstantPoolIterateBody to iterate over both heap and code pointer in
   the small section before moving onto the extended section, to work around the
   requirement of the serializer that pointers are iterated in-order.
 - Increase old_pointer_space SizeOfFirstPage() to offset the fact that constant
   pools are now in the old pointer space (rather than code).

R=ulan@chromium.org

Review URL: https://codereview.chromium.org/356393003

git-svn-id: https://v8.googlecode.com/svn/branches/bleeding_edge@22209 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
      40af47d4
  7. 27 Jun, 2014 1 commit
  9. 25 Jun, 2014 1 commit
  11. 23 Jun, 2014 1 commit
  13. 05 Jun, 2014 1 commit
  15. 04 Jun, 2014 1 commit
  17. 09 May, 2014 1 commit
  19. 29 Apr, 2014 1 commit
  21. 24 Apr, 2014 2 commits
  23. 21 Mar, 2014 1 commit
  25. 27 Nov, 2013 1 commit
  27. 12 Sep, 2013 1 commit
  29. 10 Jul, 2013 1 commit
  31. 18 Apr, 2013 1 commit
  33. 16 Apr, 2013 2 commits
  35. 15 Apr, 2013 1 commit
  37. 23 Jan, 2013 1 commit
  39. 28 Dec, 2012 1 commit
  41. 22 Oct, 2012 1 commit
  43. 15 Oct, 2012 2 commits
  45. 19 Jul, 2012 1 commit
  47. 16 Jan, 2012 1 commit
  49. 29 Nov, 2011 1 commit
  51. 11 Apr, 2011 1 commit
  53. 06 Apr, 2011 1 commit
  55. 21 Mar, 2011 1 commit
    • karlklose@chromium.org's avatar
      Improve ARM-Simulator. · e8209261
      karlklose@chromium.org authored 
      This patch
- removes the unimplemented code crash when rendering invalid/unknown instructions and prints "unknown" instead.
- prints the beginning of the constant pool marker.
- adds "da" as a shortcut for "disasm".
- print hexadecimal representation of double and single registers. This makes it easier to debug move/conversion code that uses temporary int32 values in floating point registers.
- annotates the stack with short prints of the values (HeapObjects and smis),
- makes disasm take an address or a register as second argument without a third argument, which defaults to printing ten instructions.

Review URL: http://codereview.chromium.org/6676042

git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@7279 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
      e8209261
  57. 15 Mar, 2011 1 commit
  59. 02 Mar, 2011 1 commit
  61. 09 Feb, 2011 1 commit
    • sgjesse@chromium.org's avatar
      ARM: Add type-feedback recording for compare · dabc5905
      sgjesse@chromium.org authored 
      Change the comparison in the full code generator to use CompareIC instead of the CompareStub to record the types. This also implements the patching in the full code generator where the inlined smi code is de-activated by default to call the CompareIC once and then activating the inlined smi code by patching the code.

Fixed the smi comparison in the ICCompareStub.

Fixed ToBooleanStub to ensure that the scratch register used is not the input. Use r9 as default as that will never be input with Crankshaft.

Implemented lithium instruction CmpTAndBranch.

Make sure that the lithium instruction CmpID have operands in registrers as the current optimized code expects that.
Review URL: http://codereview.chromium.org/6461017

git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@6704 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
      dabc5905
  63. 04 Feb, 2011 1 commit
  65. 26 Jan, 2011 1 commit
  67. 19 Jan, 2011 1 commit
  69. 09 Nov, 2010 1 commit
  71. 28 Oct, 2010 1 commit
  73. 26 Aug, 2010 1 commit