• arajp's avatar
    Make FlushICache NOP for Nvidia Denver CPU's. · f4fb7025
    arajp authored
    Denver supports a coherent cache mechanism. There is no need to clean
    the D cache and invalidate I cache. MTS has to check the translation
    anytime there is an I cache invalidate and this time can be saved by
    making FlushICache a NOP.
    
    The patch improves Octane by roughly 3-4% on Denver.
    
    Review URL: https://codereview.chromium.org/797233002
    
    Cr-Commit-Position: refs/heads/master@{#25898}
    f4fb7025
Name
Last commit
Last update
..
OWNERS Loading commit data...
assembler-arm-inl.h Loading commit data...
assembler-arm.cc Loading commit data...
assembler-arm.h Loading commit data...
builtins-arm.cc Loading commit data...
code-stubs-arm.cc Loading commit data...
code-stubs-arm.h Loading commit data...
codegen-arm.cc Loading commit data...
codegen-arm.h Loading commit data...
constants-arm.cc Loading commit data...
constants-arm.h Loading commit data...
cpu-arm.cc Loading commit data...
debug-arm.cc Loading commit data...
deoptimizer-arm.cc Loading commit data...
disasm-arm.cc Loading commit data...
frames-arm.cc Loading commit data...
frames-arm.h Loading commit data...
full-codegen-arm.cc Loading commit data...
interface-descriptors-arm.cc Loading commit data...
interface-descriptors-arm.h Loading commit data...
lithium-arm.cc Loading commit data...
lithium-arm.h Loading commit data...
lithium-codegen-arm.cc Loading commit data...
lithium-codegen-arm.h Loading commit data...
lithium-gap-resolver-arm.cc Loading commit data...
lithium-gap-resolver-arm.h Loading commit data...
macro-assembler-arm.cc Loading commit data...
macro-assembler-arm.h Loading commit data...
regexp-macro-assembler-arm.cc Loading commit data...
regexp-macro-assembler-arm.h Loading commit data...
simulator-arm.cc Loading commit data...
simulator-arm.h Loading commit data...