• bbudge's avatar
    [V8] Implement SIMD Boolean vector types to allow mask registers. · 9fe0b4c7
    bbudge authored
    - Adds new machine types SimdBool4/8/16 for the different boolean vector types.
    - Adds a kSimdMaskRegisters flag for each platform. These are all false for now.
    - Removes Create, ExtractLane, ReplaceLane, Equal, NotEqual, Swizzle and Shuffle
      opcodes from the Boolean types. These are unlikely to be well supported natively,
      and can be synthesized using Select.
    - Changes the signature of Relational opcodes to return boolean vectors.
    - Changes the signature of Select opcodes to take boolean vectors.
    - Updates the ARM implementation of Relational and Select opcodes.
    
    LOG=N
    BUG=v8:4124
    
    Review-Url: https://codereview.chromium.org/2700813002
    Cr-Commit-Position: refs/heads/master@{#43348}
    9fe0b4c7
Name
Last commit
Last update
..
benchmarks Loading commit data...
cctest Loading commit data...
common Loading commit data...
debugger Loading commit data...
fuzzer Loading commit data...
inspector Loading commit data...
intl Loading commit data...
js-perf-test Loading commit data...
memory Loading commit data...
message Loading commit data...
mjsunit Loading commit data...
mozilla Loading commit data...
preparser Loading commit data...
promises-aplus Loading commit data...
test262 Loading commit data...
unittests Loading commit data...
webkit Loading commit data...
BUILD.gn Loading commit data...
bot_default.gyp Loading commit data...
bot_default.isolate Loading commit data...
default.gyp Loading commit data...
default.isolate Loading commit data...
optimize_for_size.gyp Loading commit data...
optimize_for_size.isolate Loading commit data...
perf.gyp Loading commit data...
perf.isolate Loading commit data...