Skip to content

V
V8
Switch branch/tag
  1. 13 Aug, 2018 1 commit
  3. 13 Jun, 2018 3 commits
  5. 12 Jun, 2018 1 commit
  7. 24 May, 2018 1 commit
  9. 09 May, 2018 1 commit
  11. 03 May, 2018 1 commit
  13. 25 Apr, 2018 1 commit
  15. 24 Feb, 2018 1 commit
  17. 26 Jan, 2018 1 commit
  19. 20 Jun, 2017 3 commits
  21. 08 Jun, 2017 1 commit
    • bbudge's avatar
      [WASM] Eliminate SIMD boolean vector types. · 381f7da0
      bbudge authored 
      - Eliminates b1x4, b1x8, and b1x16 as distinct WASM types.
- All vector comparisons return v128 type.
- Eliminates b1xN and, or, xor, not.
- Selects take a v128 mask vector and are now bit-wise.
- Adds a new test for Select, where mask is non-canonical (not 0's and -1's).

LOG=N
BUG=v8:6020

Review-Url: https://codereview.chromium.org/2919203002
Cr-Commit-Position: refs/heads/master@{#45795}
      381f7da0
  23. 16 May, 2017 1 commit
    • dusan.simicic's avatar
      [wasm] Implement simd lowering for I8x16 · 64fb9441
      dusan.simicic authored 
      This change adds simd lowering support for:
I8x16Splat,I8x16ExtractLane,I8x16ReplaceLane,I8x16Neg,I8x16Shl,
I8x16ShrS,I8x16Add,I8x16AddSaturateS,I8x16Sub,I8x16SubSaturateS,
I8x16Mul,I8x16MinS,I8x16MaxS,I8x16ShrU,I8x16AddSaturateU,
I8x16SubSaturateU,I8x16MinU,I8x16MaxU,I8x16Eq,I8x16Ne,I8x16LtS,
I8x16LeS,I8x16LtU,I8x16LeU operations

BUG=

Review-Url: https://codereview.chromium.org/2867343002
Cr-Commit-Position: refs/heads/master@{#45331}
      64fb9441
  25. 09 May, 2017 1 commit
  27. 01 May, 2017 1 commit
  29. 03 Mar, 2017 2 commits
  31. 01 Mar, 2017 3 commits
  33. 02 Dec, 2016 1 commit
  35. 10 Nov, 2016 1 commit
  37. 20 Oct, 2016 1 commit
  39. 17 Oct, 2016 1 commit
  41. 20 Sep, 2016 1 commit
  43. 23 Jun, 2016 1 commit
  45. 20 Apr, 2016 1 commit
  47. 30 Mar, 2016 2 commits
    • ahaas's avatar
      [wasm] Int64Lowering of Int64Mul on ia32 and arm. · 40bdbef9
      ahaas authored 
      Int64Mul is lowered to a new turbofan operator, Int32MulPair. The new
operator takes 4 inputs an generates 2 outputs. The inputs are the low
word of the left input, high word of the left input, the low word of the
right input, and high word of the right input. The ouputs are the low
and high word of the result of the multiplication.

R=titzer@chromium.org, v8-arm-ports@googlegroups.com

Review URL: https://codereview.chromium.org/1807273002

Cr-Commit-Position: refs/heads/master@{#35131}
      40bdbef9
    • ahaas's avatar
      [wasm] New attempt to implement the Int64Lowering of phis. · 682df6dd
      ahaas authored 
      The new implementation deals with cycles in the TF graph in two steps:
1) The lowering of phis is delayed to avoid cyclic dependencies.
2) The replacement nodes of phis are created already when the phi is
   pushed onto the stack so that other nodes can use these replacements
   for their lowering.

R=titzer@chromium.org

Review URL: https://codereview.chromium.org/1844553002

Cr-Commit-Position: refs/heads/master@{#35126}
      682df6dd
  49. 15 Mar, 2016 1 commit
  51. 04 Mar, 2016 1 commit
  53. 25 Feb, 2016 1 commit
  55. 18 Feb, 2016 1 commit
  57. 04 Feb, 2016 1 commit
    • ahaas's avatar
      [wasm] Initial commit for the Int64Reducer. · 11017398
      ahaas authored 
      The goal of the Int64Reducer is to replace all int64 nodes in a tf graph
with a set of int32 nodes such that 64 bit tf functions can be executed
on 32 bit platforms. At the moment the Int64Reducer only replaces
Int64Constants, TruncateInt64ToInt32, and Word64And.

R=titzer@chromium.org

Review URL: https://codereview.chromium.org/1655883002

Cr-Commit-Position: refs/heads/master@{#33721}
      11017398