1. 30 Sep, 2015 1 commit
  2. 13 Jul, 2015 1 commit
  3. 07 Jul, 2015 1 commit
  4. 25 Jun, 2015 1 commit
  5. 09 Jun, 2015 1 commit
    • mbrandy's avatar
      Fix issues with Arm's use of embedded constant pools · e3d76269
      mbrandy authored
      - Introduce Assembler::DataAlign for table alignment in code object
      - Fix several misuses of r8 (alias of the pool pointer register, pp)
      - Fix calculation of pp in OSR/handler entry invocation
      - Enable missing cases in deserializer
      - Fix references to ool constant pools in comments.
      
      R=rmcilroy@chromium.org, michael_dawson@ca.ibm.com
      BUG=chromium:497180
      LOG=N
      
      Review URL: https://codereview.chromium.org/1155673005
      
      Cr-Commit-Position: refs/heads/master@{#28873}
      e3d76269
  6. 04 Jun, 2015 1 commit
    • mbrandy's avatar
      Add support for Embedded Constant Pools for PPC and Arm · eac7f046
      mbrandy authored
      Embed constant pools within their corresponding Code
      objects.
      
      This removes support for out-of-line constant pools in favor
      of the new approach -- the main advantage being that it
      eliminates the need to allocate and manage separate constant
      pool array objects.
      
      Currently supported on PPC and ARM.  Enabled by default on
      PPC only.
      
      This yields a 6% improvment in Octane on PPC64.
      
      R=bmeurer@chromium.org, rmcilroy@chromium.org, michael_dawson@ca.ibm.com
      BUG=chromium:478811
      LOG=Y
      
      Review URL: https://codereview.chromium.org/1162993006
      
      Cr-Commit-Position: refs/heads/master@{#28801}
      eac7f046
  7. 03 Jun, 2015 1 commit
  8. 02 Jun, 2015 1 commit
    • mbrandy's avatar
      Add support for Embedded Constant Pools for PPC and Arm · a9404029
      mbrandy authored
      Embed constant pools within their corresponding Code
      objects.
      
      This removes support for out-of-line constant pools in favor
      of the new approach -- the main advantage being that it
      eliminates the need to allocate and manage separate constant
      pool array objects.
      
      Currently supported on PPC and ARM.  Enabled by default on
      PPC only.
      
      This yields a 6% improvment in Octane on PPC64.
      
      R=danno@chromium.org, svenpanne@chromium.org, bmeurer@chromium.org, rmcilroy@chromium.org, dstence@us.ibm.com, michael_dawson@ca.ibm.com
      BUG=chromium:478811
      LOG=Y
      
      Review URL: https://codereview.chromium.org/1131783003
      
      Cr-Commit-Position: refs/heads/master@{#28770}
      a9404029
  9. 10 Mar, 2015 1 commit
  10. 20 May, 2014 1 commit
  11. 29 Apr, 2014 1 commit
  12. 07 Jan, 2014 1 commit
  13. 28 Nov, 2013 1 commit
  14. 20 Nov, 2013 1 commit
  15. 23 Sep, 2013 1 commit
  16. 30 Jul, 2013 1 commit
  17. 08 Apr, 2013 1 commit
  18. 06 Mar, 2013 1 commit
  19. 05 Feb, 2013 1 commit
  20. 24 Jan, 2012 1 commit
  21. 29 Nov, 2011 1 commit
  22. 11 Nov, 2011 3 commits
  23. 19 Sep, 2011 1 commit
  24. 12 Aug, 2011 1 commit
  25. 22 Jun, 2011 1 commit
  26. 01 Apr, 2011 1 commit
  27. 22 Mar, 2011 1 commit
  28. 18 Mar, 2011 3 commits
  29. 25 Jan, 2011 1 commit
    • sgjesse@chromium.org's avatar
      Change ARM exit frame layout and alingment handling · 161d631b
      sgjesse@chromium.org authored
      Change the ARM exit frame to have the same layout as the IA32 exit frame. This basically re-arranges the order of fp and sp and changes the sp location of the entry frame to hold the sp used by the gc and not the sp for popping the arguments. This removes the option of tearing down the frame and returning using one ldm instruction.
      
      The main motivation for this is to avoid pushing an alignment word before generating the entry frame. The GC handling of optimized frames process the registers pushed as part of a safepoint and asumes that these are at the top of the frame, so if an alignment word is pushed this processing will be one off.
      
      The alignment handling in the C entry stub have also been simplified. Now the value of lr is stored to a stack slot already reserved avoiding pushing it and keeping track of "frame skew".
      
      This does result in more instructions in the exit frame on ARM, but we can look into improving this later.
      Review URL: http://codereview.chromium.org/6247019
      
      git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@6448 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
      161d631b
  30. 20 Jan, 2011 1 commit
  31. 07 Dec, 2010 3 commits
  32. 27 Aug, 2010 1 commit
  33. 04 Nov, 2009 1 commit
  34. 29 Oct, 2009 1 commit