1. 23 Nov, 2012 2 commits
  2. 22 Nov, 2012 3 commits
  3. 21 Nov, 2012 5 commits
  4. 20 Nov, 2012 1 commit
  5. 16 Nov, 2012 1 commit
  6. 15 Nov, 2012 3 commits
  7. 14 Nov, 2012 1 commit
  8. 13 Nov, 2012 1 commit
  9. 12 Nov, 2012 1 commit
  10. 09 Nov, 2012 1 commit
  11. 08 Nov, 2012 2 commits
  12. 07 Nov, 2012 1 commit
  13. 05 Nov, 2012 1 commit
  14. 29 Oct, 2012 1 commit
    • danno@chromium.org's avatar
      MIPS: Cleanup handling of shifts: SHR can deoptimize only when its a shift by... · 60267da6
      danno@chromium.org authored
      MIPS: Cleanup handling of shifts: SHR can deoptimize only when its a shift by 0, all other shift never deoptimize.
      
      Port r12373 (9fdde2ad)
      
      Original commit message:
      Fix DoDeferredNumberTagU to keep the value in xmm1 instead of xmm0 on x64.
      
      xmm0 is not saved across runtime call on x64 because MacroAssembler::EnterExitFrameEpilogue preserves only allocatable XMM registers unlike on ia32 where it preserves all registers.
      
      Cleanup handling of shifts: SHR can deoptimize only when its a shift by 0, all other shift never deoptimize.
      
      Fix type inference for i-to-t change instruction. On X64 this ensures that write-barrier is generated correctly.
      
      BUG=
      TEST=
      
      Review URL: https://chromiumcodereview.appspot.com/10876054
      Patch from Akos Palfi <palfia@homejinni.com>.
      
      git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@12831 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
      60267da6
  15. 22 Oct, 2012 2 commits
  16. 19 Oct, 2012 1 commit
  17. 17 Oct, 2012 2 commits
  18. 16 Oct, 2012 4 commits
  19. 15 Oct, 2012 1 commit
  20. 12 Oct, 2012 2 commits
  21. 11 Oct, 2012 1 commit
  22. 04 Oct, 2012 1 commit
    • danno@chromium.org's avatar
      MIPS: Changed "marked" nops to use sll(zero_reg, at, type). · a92a9c8a
      danno@chromium.org authored
      We use marking bits in nops (in the 'sa' field) for debug markers, and for some IC stuff. A normal NOP in mips is sll(zero_reg, zero_reg, 0), where the 0 is a 5 bit immediate field in 'sa'.
      
      See enum NopMarkerTypes at around line 654 of assembler-mips.h
      
      The problem is that these markers use encodings that are reserved for the 'ssnop' and 'ehb' instructions. These are instructions used for hazard barriers.
      
      It does not break anything, but it will slow things down a little bit as some pipeline stages are cleared, etc.
      
      This commit changes the "marked" NOPs to sll(zero_reg, at, type) instructions, which is also a NOP operation on MIPS.
      
      BUG=
      TEST=
      
      Review URL: https://codereview.chromium.org/10990110
      Patch from Akos Palfi <palfia@homejinni.com>.
      
      git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@12657 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
      a92a9c8a
  23. 02 Oct, 2012 1 commit
  24. 27 Sep, 2012 1 commit