audio_convert_neon.S 14.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363
/*
 * Copyright (c) 2008 Mans Rullgard <mans@mansr.com>
 * Copyright (c) 2014 Janne Grunau <janne-libav@jannau.net>
 *
 * This file is part of Libav.
 *
 * Libav is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * Libav is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with Libav; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include "config.h"
#include "libavutil/aarch64/asm.S"

function ff_conv_flt_to_s16_neon, export=1
        subs            x2,  x2,  #8
        ld1             {v0.4s}, [x1],  #16
        fcvtzs          v4.4s,  v0.4s,  #31
        ld1             {v1.4s}, [x1],  #16
        fcvtzs          v5.4s,  v1.4s,  #31
        b.eq            3f
        ands            x12, x2,  #~15
        b.eq            2f
1:      subs            x12, x12, #16
        sqrshrn         v4.4h,  v4.4s,  #16
        ld1             {v2.4s}, [x1],  #16
        fcvtzs          v6.4s,  v2.4s,  #31
        sqrshrn2        v4.8h,  v5.4s,  #16
        ld1             {v3.4s}, [x1],  #16
        fcvtzs          v7.4s,  v3.4s,  #31
        sqrshrn         v6.4h,  v6.4s,  #16
        st1             {v4.8h}, [x0],  #16
        sqrshrn2        v6.8h,  v7.4s,  #16
        ld1             {v0.4s}, [x1],  #16
        fcvtzs          v4.4s,  v0.4s,  #31
        ld1             {v1.4s}, [x1],  #16
        fcvtzs          v5.4s,  v1.4s,  #31
        st1             {v6.8h}, [x0],  #16
        b.ne            1b
        ands            x2,  x2,  #15
        b.eq            3f
2:      ld1             {v2.4s}, [x1],  #16
        sqrshrn         v4.4h,  v4.4s,  #16
        fcvtzs          v6.4s,  v2.4s,  #31
        ld1             {v3.4s}, [x1],  #16
        sqrshrn2        v4.8h,  v5.4s,  #16
        fcvtzs          v7.4s,  v3.4s,  #31
        sqrshrn         v6.4h,  v6.4s,  #16
        st1             {v4.8h}, [x0],  #16
        sqrshrn2        v6.8h,  v7.4s,  #16
        st1             {v6.8h}, [x0]
        ret
3:      sqrshrn         v4.4h,  v4.4s,  #16
        sqrshrn2        v4.8h,  v5.4s,  #16
        st1             {v4.8h}, [x0]
        ret
endfunc

function ff_conv_fltp_to_s16_2ch_neon, export=1
        ldp             x4,  x5,  [x1]
        subs            x2,  x2,  #8
        ld1             {v0.4s},  [x4], #16
        fcvtzs          v4.4s,  v0.4s,  #31
        ld1             {v1.4s},  [x4], #16
        fcvtzs          v5.4s,  v1.4s,  #31
        ld1             {v2.4s},  [x5], #16
        fcvtzs          v6.4s,  v2.4s,  #31
        ld1             {v3.4s},  [x5], #16
        fcvtzs          v7.4s,  v3.4s,  #31
        b.eq            3f
        ands            x12, x2,  #~15
        b.eq            2f
1:      subs            x12, x12, #16
        ld1             {v16.4s}, [x4], #16
        fcvtzs          v20.4s, v16.4s, #31
        sri             v6.4s,  v4.4s,  #16
        ld1             {v17.4s}, [x4], #16
        fcvtzs          v21.4s, v17.4s, #31
        ld1             {v18.4s}, [x5], #16
        fcvtzs          v22.4s, v18.4s, #31
        ld1             {v19.4s}, [x5], #16
        sri             v7.4s,  v5.4s,  #16
        st1             {v6.4s},  [x0], #16
        fcvtzs          v23.4s, v19.4s, #31
        st1             {v7.4s},  [x0], #16
        sri             v22.4s, v20.4s, #16
        ld1             {v0.4s},  [x4], #16
        sri             v23.4s, v21.4s, #16
        st1             {v22.4s}, [x0], #16
        fcvtzs          v4.4s,  v0.4s,  #31
        ld1             {v1.4s},  [x4], #16
        fcvtzs          v5.4s,  v1.4s,  #31
        ld1             {v2.4s},  [x5], #16
        fcvtzs          v6.4s,  v2.4s,  #31
        ld1             {v3.4s},  [x5], #16
        fcvtzs          v7.4s,  v3.4s,  #31
        st1             {v23.4s}, [x0], #16
        b.ne            1b
        ands            x2,  x2,  #15
        b.eq            3f
2:      sri             v6.4s,  v4.4s,  #16
        ld1             {v0.4s},  [x4], #16
        fcvtzs          v0.4s,  v0.4s,  #31
        ld1             {v1.4s},  [x4], #16
        fcvtzs          v1.4s,  v1.4s,  #31
        ld1             {v2.4s},  [x5], #16
        fcvtzs          v2.4s,  v2.4s,  #31
        sri             v7.4s,  v5.4s,  #16
        ld1             {v3.4s},  [x5], #16
        fcvtzs          v3.4s,  v3.4s,  #31
        sri             v2.4s,  v0.4s,  #16
        st1             {v6.4s,v7.4s},  [x0], #32
        sri             v3.4s,  v1.4s,  #16
        st1             {v2.4s,v3.4s},  [x0], #32
        ret
3:      sri             v6.4s,  v4.4s,  #16
        sri             v7.4s,  v5.4s,  #16
        st1             {v6.4s,v7.4s},  [x0]
        ret
endfunc

function ff_conv_fltp_to_s16_neon, export=1
        cmp             w3,  #2
        b.eq            X(ff_conv_fltp_to_s16_2ch_neon)
        b.gt            1f
        ldr             x1,  [x1]
        b               X(ff_conv_flt_to_s16_neon)
1:
        cmp             w3,  #4
        lsl             x12, x3,  #1
        b.lt            4f

5:      // 4 channels
        ldp             x4, x5, [x1], #16
        ldp             x6, x7, [x1], #16
        mov             w9,  w2
        mov             x8,  x0
        ld1             {v4.4s},        [x4], #16
        fcvtzs          v4.4s,  v4.4s,  #31
        ld1             {v5.4s},        [x5], #16
        fcvtzs          v5.4s,  v5.4s,  #31
        ld1             {v6.4s},        [x6], #16
        fcvtzs          v6.4s, v6.4s, #31
        ld1             {v7.4s},        [x7], #16
        fcvtzs          v7.4s, v7.4s, #31
6:
        subs            w9,  w9,  #8
        ld1             {v0.4s},        [x4], #16
        fcvtzs          v0.4s,  v0.4s,  #31
        sri             v5.4s,  v4.4s,  #16
        ld1             {v1.4s},        [x5], #16
        fcvtzs          v1.4s,  v1.4s,  #31
        sri             v7.4s,  v6.4s,  #16
        ld1             {v2.4s},        [x6], #16
        fcvtzs          v2.4s,  v2.4s,  #31
        zip1            v16.4s, v5.4s,  v7.4s
        ld1             {v3.4s},        [x7], #16
        fcvtzs          v3.4s,  v3.4s,  #31
        zip2            v17.4s, v5.4s,  v7.4s
        st1             {v16.d}[0],     [x8], x12
        sri             v1.4s,  v0.4s,  #16
        st1             {v16.d}[1],     [x8], x12
        sri             v3.4s,  v2.4s,  #16
        st1             {v17.d}[0],     [x8], x12
        zip1            v18.4s, v1.4s,  v3.4s
        st1             {v17.d}[1],     [x8], x12
        zip2            v19.4s, v1.4s,  v3.4s
        b.eq            7f
        ld1             {v4.4s},        [x4], #16
        fcvtzs          v4.4s,  v4.4s,  #31
        st1             {v18.d}[0],     [x8], x12
        ld1             {v5.4s},        [x5], #16
        fcvtzs          v5.4s,  v5.4s,  #31
        st1             {v18.d}[1],     [x8], x12
        ld1             {v6.4s},    [x6], #16
        fcvtzs          v6.4s, v6.4s, #31
        st1             {v19.d}[0],     [x8], x12
        ld1             {v7.4s},    [x7], #16
        fcvtzs          v7.4s, v7.4s, #31
        st1             {v19.d}[1],     [x8], x12
        b               6b
7:
        st1             {v18.d}[0],     [x8], x12
        st1             {v18.d}[1],     [x8], x12
        st1             {v19.d}[0],     [x8], x12
        st1             {v19.d}[1],     [x8], x12
        subs            w3,  w3,  #4
        b.eq            end
        cmp             w3,  #4
        add             x0,  x0,  #8
        b.ge            5b

4:      // 2 channels
        cmp             w3,  #2
        b.lt            4f
        ldp             x4,  x5,  [x1], #16
        mov             w9,  w2
        mov             x8,  x0
        tst             w9,  #8
        ld1             {v4.4s},        [x4], #16
        fcvtzs          v4.4s,  v4.4s,  #31
        ld1             {v5.4s},        [x5], #16
        fcvtzs          v5.4s,  v5.4s,  #31
        ld1             {v6.4s},        [x4], #16
        fcvtzs          v6.4s,  v6.4s,  #31
        ld1             {v7.4s},        [x5], #16
        fcvtzs          v7.4s,  v7.4s,  #31
        b.eq            6f
        subs            w9,  w9,  #8
        b.eq            7f
        sri             v5.4s,  v4.4s,  #16
        ld1             {v4.4s},        [x4], #16
        fcvtzs          v4.4s,  v4.4s,  #31
        st1             {v5.s}[0],      [x8], x12
        sri             v7.4s,  v6.4s,  #16
        st1             {v5.s}[1],      [x8], x12
        ld1             {v6.4s},        [x4], #16
        fcvtzs          v6.4s,  v6.4s, #31
        st1             {v5.s}[2],      [x8], x12
        st1             {v5.s}[3],      [x8], x12
        st1             {v7.s}[0],      [x8], x12
        st1             {v7.s}[1],      [x8], x12
        ld1             {v5.4s},        [x5], #16
        fcvtzs          v5.4s,  v5.4s,  #31
        st1             {v7.s}[2],      [x8], x12
        st1             {v7.s}[3],      [x8], x12
        ld1             {v7.4s},        [x5], #16
        fcvtzs          v7.4s,  v7.4s,  #31
6:
        subs            w9,  w9,  #16
        ld1             {v0.4s},        [x4], #16
        sri             v5.4s,  v4.4s,  #16
        fcvtzs          v0.4s,  v0.4s,  #31
        ld1             {v1.4s},        [x5], #16
        sri             v7.4s,  v6.4s,  #16
        st1             {v5.s}[0],      [x8], x12
        st1             {v5.s}[1],      [x8], x12
        fcvtzs          v1.4s,  v1.4s,  #31
        st1             {v5.s}[2],      [x8], x12
        st1             {v5.s}[3],      [x8], x12
        ld1             {v2.4s},        [x4], #16
        st1             {v7.s}[0],      [x8], x12
        fcvtzs          v2.4s,  v2.4s,  #31
        st1             {v7.s}[1],      [x8], x12
        ld1             {v3.4s},        [x5], #16
        st1             {v7.s}[2],      [x8], x12
        fcvtzs          v3.4s,  v3.4s,  #31
        st1             {v7.s}[3],      [x8], x12
        sri             v1.4s,  v0.4s,  #16
        sri             v3.4s,  v2.4s,  #16
        b.eq            6f
        ld1             {v4.4s},        [x4], #16
        st1             {v1.s}[0],      [x8], x12
        fcvtzs          v4.4s,  v4.4s,  #31
        st1             {v1.s}[1],      [x8], x12
        ld1             {v5.4s},        [x5], #16
        st1             {v1.s}[2],      [x8], x12
        fcvtzs          v5.4s,  v5.4s,  #31
        st1             {v1.s}[3],      [x8], x12
        ld1             {v6.4s},        [x4], #16
        st1             {v3.s}[0],      [x8], x12
        fcvtzs          v6.4s,  v6.4s,  #31
        st1             {v3.s}[1],      [x8], x12
        ld1             {v7.4s},        [x5], #16
        st1             {v3.s}[2],      [x8], x12
        fcvtzs          v7.4s,  v7.4s,  #31
        st1             {v3.s}[3],      [x8], x12
        b.gt            6b
6:
        st1             {v1.s}[0],      [x8], x12
        st1             {v1.s}[1],      [x8], x12
        st1             {v1.s}[2],      [x8], x12
        st1             {v1.s}[3],      [x8], x12
        st1             {v3.s}[0],      [x8], x12
        st1             {v3.s}[1],      [x8], x12
        st1             {v3.s}[2],      [x8], x12
        st1             {v3.s}[3],      [x8], x12
        b               8f
7:
        sri             v5.4s,  v4.4s,  #16
        sri             v7.4s,  v6.4s,  #16
        st1             {v5.s}[0],      [x8], x12
        st1             {v5.s}[1],      [x8], x12
        st1             {v5.s}[2],      [x8], x12
        st1             {v5.s}[3],      [x8], x12
        st1             {v7.s}[0],      [x8], x12
        st1             {v7.s}[1],      [x8], x12
        st1             {v7.s}[2],      [x8], x12
        st1             {v7.s}[3],      [x8], x12
8:
        subs            w3,  w3,  #2
        add             x0,  x0,  #4
        b.eq            end

4:      // 1 channel
        ldr             x4,  [x1]
        tst             w2,  #8
        mov             w9,  w2
        mov             x5,  x0
        ld1             {v0.4s},        [x4], #16
        fcvtzs          v0.4s,  v0.4s,  #31
        ld1             {v1.4s},        [x4], #16
        fcvtzs          v1.4s,  v1.4s,  #31
        b.ne            8f
6:
        subs            w9,  w9,  #16
        ld1             {v2.4s},        [x4], #16
        fcvtzs          v2.4s,  v2.4s,  #31
        ld1             {v3.4s},        [x4], #16
        fcvtzs          v3.4s,  v3.4s,  #31
        st1             {v0.h}[1],      [x5], x12
        st1             {v0.h}[3],      [x5], x12
        st1             {v0.h}[5],      [x5], x12
        st1             {v0.h}[7],      [x5], x12
        st1             {v1.h}[1],      [x5], x12
        st1             {v1.h}[3],      [x5], x12
        st1             {v1.h}[5],      [x5], x12
        st1             {v1.h}[7],      [x5], x12
        b.eq            7f
        ld1             {v0.4s},        [x4], #16
        fcvtzs          v0.4s,  v0.4s,  #31
        ld1             {v1.4s},        [x4], #16
        fcvtzs          v1.4s,  v1.4s,  #31
7:
        st1             {v2.h}[1],      [x5], x12
        st1             {v2.h}[3],      [x5], x12
        st1             {v2.h}[5],      [x5], x12
        st1             {v2.h}[7],      [x5], x12
        st1             {v3.h}[1],      [x5], x12
        st1             {v3.h}[3],      [x5], x12
        st1             {v3.h}[5],      [x5], x12
        st1             {v3.h}[7],      [x5], x12
        b.gt            6b
        ret
8:
        subs            w9,  w9,  #8
        st1             {v0.h}[1],      [x5], x12
        st1             {v0.h}[3],      [x5], x12
        st1             {v0.h}[5],      [x5], x12
        st1             {v0.h}[7],      [x5], x12
        st1             {v1.h}[1],      [x5], x12
        st1             {v1.h}[3],      [x5], x12
        st1             {v1.h}[5],      [x5], x12
        st1             {v1.h}[7],      [x5], x12
        b.eq            end
        ld1             {v0.4s},        [x4], #16
        fcvtzs          v0.4s,  v0.4s,  #31
        ld1             {v1.4s},        [x4], #16
        fcvtzs          v1.4s,  v1.4s,  #31
        b               6b
end:
        ret
endfunc