Commit f2cdf9a8 authored by Deepti Gandluri's avatar Deepti Gandluri Committed by Commit Bot

[wasm] Make ordering of atomic ops consistent

Bug: v8:6532
Change-Id: Ib11f01be1d7fec9107ceb0ee13add83da4b88e95
Reviewed-on: https://chromium-review.googlesource.com/924647Reviewed-by: 's avatarBill Budge <bbudge@chromium.org>
Commit-Queue: Deepti Gandluri <gdeepti@chromium.org>
Cr-Commit-Position: refs/heads/master@{#51402}
parent f812038c
......@@ -4490,22 +4490,22 @@ Node* WasmGraphBuilder::Simd8x16ShuffleOp(const uint8_t shuffle[16],
#define ATOMIC_BINOP_LIST(V) \
V(I32AtomicAdd, Add, Uint32) \
V(I32AtomicSub, Sub, Uint32) \
V(I32AtomicAnd, And, Uint32) \
V(I32AtomicOr, Or, Uint32) \
V(I32AtomicXor, Xor, Uint32) \
V(I32AtomicExchange, Exchange, Uint32) \
V(I32AtomicAdd8U, Add, Uint8) \
V(I32AtomicSub8U, Sub, Uint8) \
V(I32AtomicAnd8U, And, Uint8) \
V(I32AtomicOr8U, Or, Uint8) \
V(I32AtomicXor8U, Xor, Uint8) \
V(I32AtomicExchange8U, Exchange, Uint8) \
V(I32AtomicAdd16U, Add, Uint16) \
V(I32AtomicSub, Sub, Uint32) \
V(I32AtomicSub8U, Sub, Uint8) \
V(I32AtomicSub16U, Sub, Uint16) \
V(I32AtomicAnd, And, Uint32) \
V(I32AtomicAnd8U, And, Uint8) \
V(I32AtomicAnd16U, And, Uint16) \
V(I32AtomicOr, Or, Uint32) \
V(I32AtomicOr8U, Or, Uint8) \
V(I32AtomicOr16U, Or, Uint16) \
V(I32AtomicXor, Xor, Uint32) \
V(I32AtomicXor8U, Xor, Uint8) \
V(I32AtomicXor16U, Xor, Uint16) \
V(I32AtomicExchange, Exchange, Uint32) \
V(I32AtomicExchange8U, Exchange, Uint8) \
V(I32AtomicExchange16U, Exchange, Uint16)
#define ATOMIC_TERNARY_LIST(V) \
......
......@@ -56,25 +56,25 @@ struct WasmException;
#define ATOMIC_OP_LIST(V) \
V(I32AtomicLoad, Uint32) \
V(I32AtomicAdd, Uint32) \
V(I32AtomicSub, Uint32) \
V(I32AtomicAnd, Uint32) \
V(I32AtomicOr, Uint32) \
V(I32AtomicXor, Uint32) \
V(I32AtomicExchange, Uint32) \
V(I32AtomicLoad8U, Uint8) \
V(I32AtomicAdd8U, Uint8) \
V(I32AtomicSub8U, Uint8) \
V(I32AtomicAnd8U, Uint8) \
V(I32AtomicOr8U, Uint8) \
V(I32AtomicXor8U, Uint8) \
V(I32AtomicExchange8U, Uint8) \
V(I32AtomicLoad16U, Uint16) \
V(I32AtomicAdd, Uint32) \
V(I32AtomicAdd8U, Uint8) \
V(I32AtomicAdd16U, Uint16) \
V(I32AtomicSub, Uint32) \
V(I32AtomicSub8U, Uint8) \
V(I32AtomicSub16U, Uint16) \
V(I32AtomicAnd, Uint32) \
V(I32AtomicAnd8U, Uint8) \
V(I32AtomicAnd16U, Uint16) \
V(I32AtomicOr, Uint32) \
V(I32AtomicOr8U, Uint8) \
V(I32AtomicOr16U, Uint16) \
V(I32AtomicXor, Uint32) \
V(I32AtomicXor8U, Uint8) \
V(I32AtomicXor16U, Uint16) \
V(I32AtomicExchange, Uint32) \
V(I32AtomicExchange8U, Uint8) \
V(I32AtomicExchange16U, Uint16) \
V(I32AtomicCompareExchange, Uint32) \
V(I32AtomicCompareExchange8U, Uint8) \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment