Commit d6741e80 authored by Djordje.Pesic's avatar Djordje.Pesic Committed by Commit bot

MIPS: Fix mina in mips32 and mips64 simulator

Fix mina instruction in mips32 and mips64 simulator according to IEEE 754-2008 standard

BUG=

Review URL: https://codereview.chromium.org/1402923002

Cr-Commit-Position: refs/heads/master@{#31243}
parent f2f46aff
......@@ -2310,7 +2310,7 @@ void Simulator::DecodeTypeRegisterDRsType() {
} else if (fabs(fs) < fabs(ft)) {
result = fs;
} else {
result = (fs > ft ? fs : ft);
result = (fs < ft ? fs : ft);
}
set_fpu_register_double(fd_reg(), result);
}
......@@ -3070,7 +3070,7 @@ void Simulator::DecodeTypeRegisterSRsType() {
} else if (fabs(fs) < fabs(ft)) {
result = fs;
} else {
result = (fs > ft ? fs : ft);
result = (fs < ft ? fs : ft);
}
set_fpu_register_float(fd_reg(), result);
}
......
......@@ -2481,7 +2481,7 @@ void Simulator::DecodeTypeRegisterSRsType() {
} else if (fabs(fs) < fabs(ft)) {
result = fs;
} else {
result = (fs > ft ? fs : ft);
result = (fs < ft ? fs : ft);
}
set_fpu_register_float(fd_reg(), result);
}
......@@ -2690,7 +2690,7 @@ void Simulator::DecodeTypeRegisterDRsType() {
} else if (fabs(fs) < fabs(ft)) {
result = fs;
} else {
result = (fs > ft ? fs : ft);
result = (fs < ft ? fs : ft);
}
set_fpu_register_double(fd_reg(), result);
}
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment