Commit d15d4ec4 authored by Liu Yu's avatar Liu Yu Committed by V8 LUCI CQ

[loong64][mips64][wasm][simd] Fix SpillAdjacentFpRegisters...

Port commit 8e069d62

Change-Id: Ifc21ac1bb2d2b93af07ed7b548204b634f1708b9
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/3875382Reviewed-by: 's avatarJakob Kummerow <jkummerow@chromium.org>
Commit-Queue: Jakob Kummerow <jkummerow@chromium.org>
Auto-Submit: Liu Yu <liuyu@loongson.cn>
Cr-Commit-Position: refs/heads/main@{#83032}
parent b5919c41
......@@ -108,6 +108,12 @@
'ParsingTest.TooManyArguments': [SKIP],
}], # 'arch == mips'
##############################################################################
['arch == mips64el', {
# TODO(mips-team): mips64 do not allocate odd register in liftoff.
'WasmRegisterTest.SpreadSetBitsToAdjacentFpRegs': [SKIP],
}], # 'arch == mips64'
##############################################################################
['system == windows and asan', {
# BUG(893437).
......
......@@ -47,7 +47,7 @@ TEST_F(WasmRegisterTest, SpreadSetBitsToAdjacentFpRegs) {
// GP reg selection criteria: an even and an odd register belonging to
// separate adjacent pairs, and contained in kLiftoffAssemblerGpCacheRegs
// for the given platform.
#if V8_TARGET_ARCH_S390X || V8_TARGET_ARCH_PPC64
#if V8_TARGET_ARCH_S390X || V8_TARGET_ARCH_PPC64 || V8_TARGET_ARCH_LOONG64
LiftoffRegister::from_code(kGpReg, 4),
LiftoffRegister::from_code(kGpReg, 7),
#elif V8_TARGET_ARCH_RISCV32 || V8_TARGET_ARCH_RISCV64
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment