Commit 3a960542 authored by Milad Fa's avatar Milad Fa Committed by Commit Bot

PPC/S390: Fix instruction selection of 64x2AllTrue

Change-Id: I66c3dc4a92f814b7ee1771136a5ab794bae9cd98
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2697649Reviewed-by: 's avatarJunliang Yan <junyan@redhat.com>
Commit-Queue: Milad Fa <mfarazma@redhat.com>
Cr-Commit-Position: refs/heads/master@{#72786}
parent 469788df
......@@ -2281,7 +2281,6 @@ void InstructionSelector::VisitInt64AbsWithOverflow(Node* node) {
V(I16x8SConvertI8x16High) \
V(I16x8UConvertI8x16Low) \
V(I16x8UConvertI8x16High) \
V(V64x2AllTrue) \
V(S128Not)
#define SIMD_SHIFT_LIST(V) \
......@@ -2300,6 +2299,7 @@ void InstructionSelector::VisitInt64AbsWithOverflow(Node* node) {
#define SIMD_BOOL_LIST(V) \
V(V128AnyTrue) \
V(V64x2AllTrue) \
V(V32x4AllTrue) \
V(V16x8AllTrue) \
V(V8x16AllTrue)
......
......@@ -2541,7 +2541,6 @@ void InstructionSelector::VisitWord64AtomicStore(Node* node) {
V(I8x16Neg) \
V(I8x16Abs) \
V(I8x16Popcnt) \
V(V64x2AllTrue) \
V(S128Not)
#define SIMD_SHIFT_LIST(V) \
......@@ -2560,6 +2559,7 @@ void InstructionSelector::VisitWord64AtomicStore(Node* node) {
#define SIMD_BOOL_LIST(V) \
V(V128AnyTrue) \
V(V64x2AllTrue) \
V(V32x4AllTrue) \
V(V16x8AllTrue) \
V(V8x16AllTrue)
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment