Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Contribute to GitLab
Sign in / Register
Toggle navigation
F
ffmpeg.wasm-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Linshizhi
ffmpeg.wasm-core
Commits
4dbceaa3
Commit
4dbceaa3
authored
May 15, 2013
by
Michael Kostylev
Committed by
Diego Biurrun
May 16, 2013
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sparc: Eliminate dead code in VIS acceleration macros
Signed-off-by:
Diego Biurrun
<
diego@biurrun.de
>
parent
39cc4c61
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
58 deletions
+0
-58
vis.h
libavcodec/sparc/vis.h
+0
-58
No files found.
libavcodec/sparc/vis.h
View file @
4dbceaa3
...
...
@@ -173,32 +173,6 @@ static inline void vis_set_gsr(unsigned int _val)
#define vis_st64(rs1,mem) vis_r2m(std, rs1, mem)
#define vis_st64_2(rs1,mem1,mem2) vis_r2m_2(std, rs1, mem1, mem2)
#define vis_ldblk(mem, rd) \
do { register void *__mem __asm__("g1"); \
__mem = &(mem); \
__asm__ volatile(".word 0xc1985e00 | %1" \
: \
: "r" (__mem), \
"i" (vis_rd_d(rd)) \
: "memory"); \
} while (0)
#define vis_stblk(rd, mem) \
do { register void *__mem __asm__("g1"); \
__mem = &(mem); \
__asm__ volatile(".word 0xc1b85e00 | %1" \
: \
: "r" (__mem), \
"i" (vis_rd_d(rd)) \
: "memory"); \
} while (0)
#define vis_membar_storestore() \
__asm__ volatile(".word 0x8143e008" : : : "memory")
#define vis_membar_sync() \
__asm__ volatile(".word 0x8143e040" : : : "memory")
/* 16 and 32 bit partitioned addition and subtraction. The normal
* versions perform 4 16-bit or 2 32-bit additions or subtractions.
* The 's' versions perform 2 16-bit or 1 32-bit additions or
...
...
@@ -266,38 +240,6 @@ static inline void vis_alignaddr_g0(void *_ptr)
vis_rd_s
(
0
)));
}
static
inline
void
*
vis_alignaddrl
(
void
*
_ptr
)
{
register
void
*
ptr
__asm__
(
"g1"
);
ptr
=
_ptr
;
__asm__
volatile
(
".word %2"
:
"=&r"
(
ptr
)
:
"0"
(
ptr
),
"i"
(
vis_opc_base
|
vis_opf
(
0x19
)
|
vis_rs1_s
(
1
)
|
vis_rs2_s
(
0
)
|
vis_rd_s
(
1
)));
return
ptr
;
}
static
inline
void
vis_alignaddrl_g0
(
void
*
_ptr
)
{
register
void
*
ptr
__asm__
(
"g1"
);
ptr
=
_ptr
;
__asm__
volatile
(
".word %2"
:
"=&r"
(
ptr
)
:
"0"
(
ptr
),
"i"
(
vis_opc_base
|
vis_opf
(
0x19
)
|
vis_rs1_s
(
1
)
|
vis_rs2_s
(
0
)
|
vis_rd_s
(
0
)));
}
#define vis_faligndata(rs1,rs2,rd) vis_dd2d(0x48, rs1, rs2, rd)
/* Logical operate instructions. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment