Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Contribute to GitLab
Sign in / Register
Toggle navigation
F
ffmpeg.wasm-core
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Linshizhi
ffmpeg.wasm-core
Commits
0fbc7a21
Commit
0fbc7a21
authored
May 13, 2017
by
James Almer
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
x86/float_dsp: remove usage of integer instructions
parent
96cbaaa5
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
7 deletions
+7
-7
float_dsp.asm
libavutil/x86/float_dsp.asm
+7
-7
No files found.
libavutil/x86/float_dsp.asm
View file @
0fbc7a21
...
@@ -243,8 +243,8 @@ cglobal vector_dmul_scalar, 4,4,3, dst, src, mul, len
...
@@ -243,8 +243,8 @@ cglobal vector_dmul_scalar, 4,4,3, dst, src, mul, len
.
loop
:
.
loop
:
mulpd
m1
,
m0
,
[
srcq
+
lenq
]
mulpd
m1
,
m0
,
[
srcq
+
lenq
]
mulpd
m2
,
m0
,
[
srcq
+
lenq
+
mmsize
]
mulpd
m2
,
m0
,
[
srcq
+
lenq
+
mmsize
]
mova
[
dstq
+
lenq
]
,
m1
mova
ps
[
dstq
+
lenq
]
,
m1
mova
[
dstq
+
lenq
+
mmsize
]
,
m2
mova
ps
[
dstq
+
lenq
+
mmsize
]
,
m2
sub
lenq
,
2
*
mmsize
sub
lenq
,
2
*
mmsize
jge
.
loop
jge
.
loop
REP_RET
REP_RET
...
@@ -363,14 +363,14 @@ VECTOR_FMUL_ADD
...
@@ -363,14 +363,14 @@ VECTOR_FMUL_ADD
%macro
VECTOR_FMUL_REVERSE
0
%macro
VECTOR_FMUL_REVERSE
0
cglobal
vector_fmul_reverse
,
4
,
4
,
2
,
dst
,
src0
,
src1
,
len
cglobal
vector_fmul_reverse
,
4
,
4
,
2
,
dst
,
src0
,
src1
,
len
%if
cpuflag
(
avx2
)
%if
cpuflag
(
avx2
)
mova
m2
,
[
pd_reverse
]
mova
ps
m2
,
[
pd_reverse
]
%endif
%endif
lea
lenq
,
[
lend
*
4
-
2
*
mmsize
]
lea
lenq
,
[
lend
*
4
-
2
*
mmsize
]
ALIGN
16
ALIGN
16
.
loop
:
.
loop
:
%if
cpuflag
(
avx2
)
%if
cpuflag
(
avx2
)
vperm
d
m0
,
m2
,
[src1q]
vperm
ps
m0
,
m2
,
[src1q]
vperm
d
m1
,
m2
,
[
src1q
+
mmsize
]
vperm
ps
m1
,
m2
,
[
src1q
+
mmsize
]
%elif
cpuflag
(
avx
)
%elif
cpuflag
(
avx
)
vmovaps
xmm0
,
[
src1q
+
16
]
vmovaps
xmm0
,
[
src1q
+
16
]
vinsertf128
m0
,
m0
,
[src1q],
1
vinsertf128
m0
,
m0
,
[src1q],
1
...
@@ -386,8 +386,8 @@ ALIGN 16
...
@@ -386,8 +386,8 @@ ALIGN 16
%endif
%endif
mulps
m0
,
m0
,
[
src0q
+
lenq
+
mmsize
]
mulps
m0
,
m0
,
[
src0q
+
lenq
+
mmsize
]
mulps
m1
,
m1
,
[
src0q
+
lenq
]
mulps
m1
,
m1
,
[
src0q
+
lenq
]
mova
[
dstq
+
lenq
+
mmsize
]
,
m0
mova
ps
[
dstq
+
lenq
+
mmsize
]
,
m0
mova
[
dstq
+
lenq
]
,
m1
mova
ps
[
dstq
+
lenq
]
,
m1
add
src1q
,
2
*
mmsize
add
src1q
,
2
*
mmsize
sub
lenq
,
2
*
mmsize
sub
lenq
,
2
*
mmsize
jge
.
loop
jge
.
loop
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment